Abstract. In this paper, the influence on the load capacitance value of the adiabatic dynamic CMOS logic (ADCL) is examined. The adiabatic operation and reduction effect of power consumption are confirmed using LTspice with 0.18μm standard MOS model. Furthermore, the 3-bit digital PWM using ADCL without voltage holding capacitance (CS) was simulated for the organic light emitting diodes (OLEDs) dimming systems. The power consumption of the ADCL digital PWM without Cs for all bit patterns decreased by 52.3 % compared to that of the ADCL PWM with CS.
Introduction
Environmental development for deep sleep has been studied using analysis results of the big data about parameters in the bedroom; temperature, humidity, brightness of illumination etc. [1] . The organic light emitting diodes (OLEDs) which are the closest to natural light have been widely used for illumination of the bedroom and are dimming using analysis results of the big data [2] . Therefore, a low-power dimming part is required for OLED system [1] .
The adiabatic dynamic CMOS logic (ADCL) needs a load capacitance (C L ) to maintain the output voltage and prevent backflow of the current. However, power consumption is increased by the C L . Recently, the miniaturization of integrated circuits is progressing year by year, and it is expected that the voltage holding capacitance (C S ) can be reduced and removed in ADCL because the power supply voltage is lowered and the parasitic capacitance (C P ) exist on transistors.
In this paper, the influence on the load capacitance value of the ADCL is examined. Furthermore, the adiabatic operation and reduction effect of power consumption are confirmed using 0.18μm standard CMOS model.
Adiabatic Logic

Adiabatic Charging
In order to minimize the power dissipation, adiabatic charging is one of the promising candidates with AC power, which has a slower rising/falling time than charge/discharge time constant [3] [4] . 
There is an influence of power consumption depending on the size of the load capacitance as shown in Eq.3.
Adiabatic Dynamic CMOS Logic (ADCL) using Parasitic Capacitance
The ADCL consists of the CMOS logic, AC power and two diodes for the adiabatic charging/discharging as it is applied to the CMOS logic. In this conventional circuit, the C L is the C P and the C S [1] [4] . It is possible to maintain the output voltage using only the C P of 0.18μm standard COMS model without C S as shown in Fig 2(c) . The 3-bit digital PWM using ADCL without Cs was simulated using LTspice with 0.18μm standard MOS model. The DC power, AC power and clock were 1.8V, 33kHz triangular wave, 3kHz, respectively. Figure 3 shows simulation results. The simulation confirmed adiabatic charge/discharge using parasitic capacitances of 0.18μm standard CMOS model. without C S for all bit patterns decreased by 52.3 % compared to that of the ADCL PWM with C S . 
Conclusion
The influence on the C L of the ADCL was examined and the adiabatic operation and reduction effect of power consumption were confirmed using 0.18μm standard CMOS model. The power consumption of the ADCL digital PWM without C S decreased that of the ADCL PWM with C S . This shows the potential of the ADCL PWM in future low-power and miniaturization OLED dimming systems for analysis results of the big data about parameters in the bedroom.
